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ABSTRACT 
Recent advances in nanometer CMOS scaling technology have made transistors capable 
of operating at hundreds of gigahertz, and opened a new era of high performance, low cost 
system-on-chip (SOC) designs for multi-gigabit-per-second wireless communication. However, 
such achievements also bring new challenges, particularly in modeling the physical behaviors 
of these super-scaled devices. Among these issues, it is found that the thermal-noise based 
formulation, such as the one in the widely accepted BSIM model, starts to deviate from the 
measured noise parameters of 120-nm CMOS devices. Therefore a new high-frequency noise 
model is required to allow first-pass radio frequency integrated circuit (RFIC) designs using 
state-of-the-art CMOS technologies. 
As the MOSFET is scaled down, the lateral field across the device channel becomes 
comparable to, or even exceeds, the vertical field. The device can no longer be considered as 
operating under equilibrium condition, and the thermal noise theory is no longer applicable to 
predicting its performance. This work describes a new noise formulation that takes into account 
high-field effects by using the concept of unrelaxable drifting dipoles. The proposed noise 
model is verified for single devices as well as for integrated circuits. Excellent fitting results are 
achieved for the measured noise parameters of single 120-nm MOSFETs. For circuit validation, 
two high-performance low-noise amplifiers (LNA) have been demonstrated. The 3.1−10.6 GHz 
Ultra Wideband LNA shows very low noise figures NF of 3.5 to 4.3 dB as well as superior 
input-referred third-order interception points IIP3 of 3.5 to 5.2 dBm across the design 
bandwidth. The other circuit, a 24-GHz LNA, achieves a gain of 19 dB, the highest gain 
published to date at this frequency band, while maintaining a comparative noise figure NF of 
3.8 dB.       
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1. INTRODUCTION 
 
1.1  Noise and Dynamic Range of Electronic Circuits 
Dynamic range (DR) is an important concept in RF or mixed signal circuit design. It 
indicates the input power ranges which the input signal can be well detected and the circuit can 
be used without significant degradation of signal quality (Figure 1.1). The upper bound is 
typically limited by the nonlinearity (1 dB compression point, IP1dB) of the circuit while the 
lower bound is determined by its noise floor. In general, noise is any random fluctuation that, 
when added to a signal, reduces its information content. Therefore, the noise level strongly 
affects the minimum power of a signal that can be used in the circuit to process information. 
This eventually has a direct impact on the battery lifetime and cost of modern wireless 
communication systems. Hence, understanding the noise mechanism of devices and how to 
design a circuit at its lowest noise level is a crucial and fascinating subject.    
 
Figure 1.1:  Noise floor and dynamic range of an electronic system. 
Pout (dBm)
Pin (dBm)
saturation
1dB
Dy
na
m
ic 
Ra
ng
e
linear
OP1dB
IP1dB
Power
noise floor
Noise
Dy
na
m
ic 
Ra
ng
e
 2
Noise can be passed into a circuit from external noise sources as well as generated 
within the circuit itself. In an electronic system, intrinsic noise is usually generated by random 
motions of charge carriers in materials and devices. Such motions can be caused by several 
mechanisms leading to several noise sources. To name just a few: 
• Thermal noise or Johnson noise is caused by thermal motion of charge carriers 
under equilibrium conditions. 
• Shot noise describes the random fluctuations in a signal due to the random arrival 
time of the charge carriers. 
• Flicker noise results from the impurities in a conducting channel which causes 
fluctuation not only in the number of charge carriers in the channel, but also in their 
mobility. 
Since noise is random in nature, it can be represented by a time-varying random 
variable X(t) with mean value X , variance 2X and power spectral density (PSD) S(f). By 
definition, S(f) represents the time-averaged noise power over a 1 Hz bandwidth at any given 
frequency f. It is an important characteristic of a random signal because it describes how the 
noise power is distributed in the frequency domain. Thermal noise generated by the resistor and 
shot noise generated at the p-n junction both have constant PSDs for all frequencies. They are 
also called white noise. While flicker noise has its PSD proportional to 1/f, and at low 
frequency, it is a dominant source of noise. 
 
1.2  Challenges in High Field Noise Modeling for Nanometer MOSFETs 
Aggressive scaling technology beyond 100 nm has been greatly improving the RF 
performance of MOSFETs with cut-off frequency fT above 460 GHz and minimum noise figure 
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NFMIN less than 1 dB in the 10 GHz range [1]. Such impressive performance makes low cost 
CMOS technology a strong candidate for RF and mixed signal integrated circuit applications, 
even comparable to the state-of-the-art GaAs-pHEMT [2] in terms of noise.  
So far there has been considerable work in explaining the noise mechanism of 
MOSFET devices. Van der Ziel [3]-[4] was the first to analyze the noise behavior of JFETs, 
followed by Shoji [5]; later Klaassen [6] successfully extended the results to MOSFETs. 
However, as MOSFETs were scaled down into the sub-micron region, Jindal [7] observed a 
significant increase in the channel thermal noise predicted by these pioneering works for 
devices with gate length below 1 μm working in saturation conditions. The excess thermal 
noise mechanism in scaled MOSFETs has generated intense research [8]–[14] over the years. 
Some approaches [8]-[10] considered channel noise to have a thermal origin, and the excess 
noise to be due to the hot-carrier effect. As a short-channel MOSFET goes into saturation, the 
drain side of the device is under very high electric field, which makes the thermal noise 
assumption in this region inappropriate. Using a totally different argument, Chen and Deen [11] 
believe that the noise contribution of the high field drain region is negligible since carriers in 
the region travel at their saturation velocity, and they do not respond to the electric field 
fluctuation caused by any noise mechanism if it exists. Chen and Deen [11] then attribute the 
excess thermal noise to the channel length modulation effect as well as the hot-carrier effect in 
the low field source region. The argument has been the basis for other works [12]–[13] that 
focused on modeling the low field source side of MOS devices. However, Scholten et al. [14] 
have recently reported that the source-side thermal noise model can underestimate the 
measured noise data of a 100 nm gate length MOSFET device. The results clearly call into 
question whether the noise contribution of the high field drain region should be ignored. 
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Considering a device with 100 nm gate length under source-drain bias voltage of 1 V, the 
average field across the channel far exceeds the saturation field in silicon. In this case, the high 
field drain region of the device occupies a large portion of the channel, which should strongly 
affect the device characteristic including its noise behavior. Furthermore, according to 
Shockley et al. [15], the general noise sources in semiconductor devices are described by 
 ( )2 24nj x q Dn f= Δ  (1.1) 
where jn(x) is the volume density for the spectral density of the noise current at x, D is the field 
dependent diffusion constant of the carriers, and n is the carrier density. Although carriers in 
the high field saturation region may not directly respond to fluctuation of the high field, they 
may collide with the lattice, which finally results in their random movements with spherical 
distributions. If we assume uniform carrier density in the cross-sectional area A of the device, 
then (1.1) obviously describes a displacement noise current in(x) = jn(x)A produced by random 
motion of carriers in the high field saturation region within the distance Δx.  
Therefore, modeling high frequency noise for nanometer MOSFETs under high field 
effects will continue to provide challenges as the device process is scaled down further to       
45 nm or 30 nm technology nodes.   
 
1.3  Organization of Work  
 The goal of this research is to develop a framework to fulfill the challenge of high 
frequency noise characterization and modeling of nanometer MOSFETs under high field. The 
research work is organized as follows:  
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Chapter 2 details the high frequency noise characterization of 120 nm CMOS 
technology. A new procedure of noise source extraction is developed from the measured noise 
parameters and scattering parameters (S-parameters).  
Chapter 3 presents a new analytical noise formulation for nanometer MOSFET devices 
working in saturation. A channel thermal noise model of the source side, including field-
dependent mobility and carrier temperature, is derived. Then, the high field noise in the drain 
region is developed based on Statz’s noise theory for GaAs MESFETs [16] which successfully 
interpreted (1.1) using an unrelaxable drifting-dipole concept. In addition, based on the two-
section channel noise model, the induced gate noise model is derived along with its correlation 
to the channel noise. The model has been extensively verified and has shown excellent 
agreement with measured data for 120 nm MOSFET technology. Finally, the model is 
incorporated into circuit simulators like Spectre or ADS to improve the noise parameter 
prediction of foundry-provided compact models. 
 Chapters 4 and 5 discuss the design and implementation of fully integrated low noise 
amplifiers (LNA) using 120 nm CMOS technology. In general, the most critical step in LNA 
designs, especially for wideband applications, is to simultaneously match noise and source 
impedance. This can be achieved by new proposed designs described in these chapters based on 
the Smith chart. Experimental results are reported and compared with the other published 
works to validate the design methodologies. The designed LNAs also serve to validate the 
proposed high-field noise model for nanometer MOSFETs at the integrated circuit level.   
 Finally, a summary will be presented and a discussion of future extensions to the work 
completed here will be provided in Chapter 6. 
 
 
 6
2. HIGH FREQUENCY NOISE MEASUREMENTS 
 
2.1  High Frequency Noise Sources in MOSFETs 
 High frequency noise of MOSFETs results from both intrinsic and extrinsic noise 
sources. The extrinsic noise sources are the Johnson noise generated by parasitic components 
such as the drain/source terminal resistances RD-RS, gate electrode resistance RG, and bulk 
resistance RB. The intrinsic noise sources come from the fluctuations of charges within the 
MOSFET channel. These fluctuations will propagate to the drain and gate terminals to form 
drain noise (id) and induced gate noise (ig), which have the noise spectral densities of Sid and 
Sig, respectively. Figure 2.1 describes the typical cross-section of a MOSFET as well as its 
equivalent small-signal model with two noise sources id and ig. Detailed discussion of the 
G
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B
Sig
Sidid
i
 
 
Rb
 
 
Figure 2.1: Cross-sectional MOSFET description and its equivalent small-signal model with 
two noise sources: drain noise id  and induced gate noise ig.  
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intrinsic noise sources of MOSFETs and their physical models to describe high-field effects as 
the gate length entering the nanoscale region will be presented in Chapter 3.   
 
2.2  High Frequency Noise Measurement of MOSFETs 
 
2.2.1  Noise parameters of two-port networks     
 The noise sources in MOSFETs cannot be measured directly, but must be extracted 
from experimental noise parameters, which are described by the minimum noise figure NFMIN, 
the equivalent noise resistance RN, and the optimum source admittance YOPT. To determine 
device noise parameters requires the measurement of noise factor F or noise figure NF, both of 
which are originally defined by Friis [17]: 
 /
/
in in
out out
S NF
S N
=  (2.1a) 
 10  10logNF F=  (dB) (2.1b) 
The noise figure NF represents the degradation in the signal-to-noise ratio (SNR) as the signal 
passes through the linear two-port network. NF not only depends on the noise characteristic of 
the network but also is a function of the source admittance YS = GS + jBS (Figure 2.2), and the 
relation is expressed by the well-known expression 
  2   NMIN S OPT
S
RF F Y Y
G
= + −  (2.2) 
Noisy
Two-Port
Network
(NFMIN, RN, YOPT)
iS YS YLSin,Nin Sout,Nout
 
 
Figure 2.2: Model of a noisy two-port network. 
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In (2.2), the noise factor F of a linear two-port system exhibits a 3D-parabolic dependence on 
the source admittance at a single frequency as shown in Figure 2.3. When the source 
admittance YS is tuned to the optimum value YOPT, the noise factor F of the device reaches its 
minimum value FMIN. Meanwhile, the equivalent noise resistance RN represents the sensitivity 
of the noise factor to the changes in source admittance.  
 If G and Na are the power gain and the added noise power from the two-port network, 
respectively, then the total noise power at the output of the network is given by 
     out a inN N GN= +  (2.3) 
The noise powers may also be described in terms of the effective noise temperatures such that 
Nin = kTsBn, where Bn is mainly determined by the equivalent noise bandwidth of the receiver in 
the noise figure meter (typically 4 MHz), and (2.3) becomes 
   out a sN N kGBT= +  (2.4) 
Clearly from (2.4), for the source temperature Ts at absolute zero, the output noise power 
FFmin / Yopt
F / YS
Y
Rn2 > Rn1
Fmin / Yopt F / YS
 
 
 
Figure 2.3: Noise parameters of a linear two-port network and its dependence on the source 
admittances at a single frequency. 
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measured by the noise figure meter is the noise added by the two-port network. In practice, 
only two states, “hot” (TH) and “cold” (TC), of the noise source are enough to determine Na, and 
hence the noise factor F. Since there is always impedance mismatch between the source and the 
input of the two-port network, additional information about the S-parameters of the network 
must also be known to determine the available gain, and thus the actual output noise power 
Nout. If the noise factor of the two-port network can be measured for at least four source 
admittances YS, then the noise parameters (FMIN, RN, YOPT) can be determined as indicated by 
(2.2). If measurements are taken for more than four source admittances using the tuner, a least-
square technique introduced by Lane [18] can be used to determine the noise parameters of the 
two-port network. In this way, the results are less susceptible to errors which may occur if two 
or more source admittances are redundant. The described approach is also known as the Y-
factor method [19].  
In the Y-factor method, the assumption of equal source admittances for both “hot” and 
“cold” states can cause errors in noise figure measurements [20]. To overcome the problem, 
Adamian and Uhlir [21] were the first to introduce the “cold source” technique to measure the 
noise parameters of a two-port network. In the calibration process, only one measurement of 
hot and cold output noise powers generated by the noise source is necessary. Then at least three 
other “cold” output noise powers generated by passive one-port terminations for different 
source admittances are required to fully characterize the kGB factor of the noise receiver. In the 
measurement step, there is no involvement of the noise source. Only cold output noise powers 
of the two-port network cascaded with the noise receiver as a function of source admittance are 
measured. Next, the noise parameters of the completed system can be determined from the 
knowledge of the source admittance, the S-parameters of the linear two-port as well as the input 
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reflection coefficient of the noise receiver. Finally, noise parameters of the linear two-port are 
obtained by using the correlation matrix method [22] to de-embed them from the overall 
measured noise parameters of the system. This approach significantly improves the accuracy of 
the measured noise parameters compared to the Y-factor method since there is only one 
measurement involving altered temperature states of the noise source. Even in the case where 
there may be changes in source admittance at different temperature states, they can also be 
accounted for as described in the practical implementation of this noise measurement technique 
[23]. 
 
2.2.2  Noise-parameter measurements   
The noise parameters of active devices are measured from 2 to 26 GHz using the 
ATN−NP5B automated noise figure measurement system with equipment configuration shown 
in Figure 2.4. The system is developed based on the “cold source” technique proposed by 
Adamian and Uhlir [21] as described in the previous section. It consists of a mismatched noise 
source (MNS), a remote receiver module (RRM), and a mainframe controller unit. The 
switching circuitry inside the MNS and RRM enable the system to do calibrations and 
measurements without mechanically breaking connections. The device noise figure is measured 
for various source admittances, and the noise parameters are extracted using a least-square fit 
algorithm. Together with the HP 4142 SMU and Agilent 8364A PNA, the system is also 
capable of doing full DC (I-V curves) and RF (S-parameters) characterizations.    
 Testing structures have been developed and measured to study the high-field noise 
behaviors of MOSFETs as their gate lengths are aggressively scaled down into the nanometer 
regime. The devices under test (DUTs) in this study are n-MOSFETs using 120 nm CMOS 
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technology. The complete list of the DUTs is given in Table 2.1. Figure 2.5 shows the 
measured associated gain GA and the noise parameters of FET2 and FET3 including probe 
pads. Note that the optimum source admittance YOPT (or impedance ZOPT) is a complex number 
and can be expressed in terms of optimum source reflection coefficients ΓOPT, as seen by 
      0 0
0 0
 =OPT OPTOPT
OPT OPT
Y Y Z Z
Y Y Z Z
− −Γ = + +  (2.5) 
where Z0 = 1/Y0 is the impedance of  the measurement system (typically 50 Ω). 
Table 2.1  List of n-MOSFETs for high-field noise study   
Dimensions DUT 
L (nm) Wf (um) Nf M Total Width 
Description
FET1 240 7.2 16 1 115.2 
FET2 180 7.2 16 1 115.2 
FET3 120 7.2 16 1 115.2 
Length 
Scaling 
Effects 
FET4 120 6.3 16 2 201.6 
FET5 120 4.8 16 2 153.6 
FET6 120 3.6 16 2 115.2 
Width 
Scaling 
Effects 
B
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T
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Figure 2.4: Setup of the ATN-NP5B automated noise figure measurement system.  
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Figure 2.5: Measured associated gain GA and noise parameters (NFMIN, RN and ΓOPT) of n-
MOSFETs with channel lengths of L = 120 nm and L = 180 nm, respectively. 
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 As observed in Figure 2.5, when the device gate length is scaled down, the gain is 
increased but the minimum noise figure NFMIN  is decreased. This fact confirms the advantage 
of scaling technology. Also, since RN is increased as gate length is scaled down, the noise 
behaviors of small devices are more sensitive to any variation of source impedance, and hence 
it is more difficult to design input noise matching networks.  
 
2.3  Extractions of High Frequency Noise Sources in MOSFETs 
  Figure 2.6(a) shows a typical layout of an n-MOSFET (L = 120 nm, W = 115 um) with 
RF pads. Dummy structures of “Open” and “Short” (Figure 2.6 (b), (c)) are used to bring the 
measurement planes to the actual DUT reference planes [24]. From the measured high 
frequency (HF) noise parameters and S-parameters of the DUTs as well as the measured S-
parameters of those dummy structures, intrinsic noise sources Sid, Sig and their cross-correlation 
Measurement Reference Planes                                 Actual DUT Planes 
 
 
          
 
    
                      (a)                                                (b)                                               (c) 
 
Figure 2.6: (a) Layout of an n-MOSFET (L = 120 nm, W = 115 μm) with RF pads and off-
wafer calibration reference planes. (b) “Open” standards. (c) “Short” standards. 
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Sig−id can be directly extracted. At the University of Illinois, a new noise source extraction 
procedure is developed, which includes three main steps (i) to remove the effects of probing 
pads, (ii) to further de-embed the measured data (both noise and S-parameters) from extrinsic 
to intrinsic level using Engberg’s approach [25] to exclude the contribution of device parasitics 
such as drain/source terminal resistances RD-RS, gate electrode resistance RG, and bulk 
resistance RB, and (iii) to calculate the power spectral densities of the noise sources and their 
correlation. This approach is much simpler and more efficient than the proposed method in 
[26]. Detail steps involving the de-embedding procedure are described in Figure 2.7. 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
HF noise and S-parameters
measurements of DUT and 
dummy standards
“Open” and “Short”
De-embedding
using correlation matrix
Extrinsic 
S-parameters
Determine small-signal
parameters RG, RD, RS and RB-CB
Extrinsic
noise parameters
Apply Engberg’s method to determine
intrinsic noise and S-parameters  
Extracting Sid, Sig and Sig-id
using correlation matrix
 
 
Figure 2.7: Flow chart of noise source extraction procedure.  
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 In linear noise analysis [22], the chain correlation matrix CA of any two-port network 
can be described by its noise parameters. However, as shown in Figure 2.1, the equivalent noise 
circuit of a MOSFET is in the admittance form which is represented by correlation matrix CY. 
Therefore, the transformation of CA to CY as summarized in Table 2.2 is necessary to determine 
the noise current sources in MOSFET.  
Table 2.2  Correlation-matrix transformation of a linear two-port network  
Representation Chain Admittance 
Two-port 
 
 
 
 
 
 
 
 
 
 
 
 
 
Correlation 
Matrix 
 
* *
* *
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 From the measured intrinsic noise and S- (or Y-) parameters, the power spectral 
densities of drain noise Sid, induced gate noise Sig, and their correlation Sig-id of the DUT are 
determined, as seen by 
    2* 214id d d NS i i kTR Y= =  (2.6) 
Noiseless
Two-port
ig id
Noiseless
Two-port
vA
+ -
iA
 16
 2 2* 11 11
14 2Re
2
MIN
ig g g N OPT OPT
N
FS i i kTR Y Y Y Y
R
⎧ ⎫⎡ ⎤⎛ ⎞−⎪ ⎪= = + − −⎢ ⎥⎨ ⎬⎜ ⎟⎢ ⎥⎝ ⎠⎪ ⎪⎣ ⎦⎩ ⎭
 (2.7) 
 * *11 21
14
2
MIN
ig id g d N OPT
N
FS i i kTR Y Y Y
R−
⎡ ⎤⎛ ⎞−= = − −⎢ ⎥⎜ ⎟⎢ ⎥⎝ ⎠⎣ ⎦
 (2.8) 
where k = 1.38×10-23J/K is the Boltzmann constant. Figure 2.8 shows the noise source 
extraction results for an n-MOSFET with L = 120 nm and W = 115 μm from the 2−26 GHz 
noise and S-parameters measured data. The drain noise is approximately independent of 
frequency while the induced gate noise is proportional to f2 as expected. The cross-correlation 
of the two noise sources is mainly imaginary, which explains the coupling effects through gate 
oxide capacitor COX.  
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Figure 2.8: Extracted drain noise Sid, induced gate noise Sig and cross-correlation Sig-id for an n-
MOSFET with L = 120 nm, W = 115 μm biased at VDS = 1.2 V and VGS = 0.8 V. 
~ f2 
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3. DRIFTING-DIPOLE NOISE (DDN) MODEL FOR NANOMETER MOSFETS 
 
3.1  Drain Noise Modeling 
3.1.1  MOSFET channel under high lateral field effect                                                                                              
 Figure 3.1 shows a typical cross-section of a nanometer MOSFET structure. Within the 
effective gate length LEFF, we assume a piece-wise approximation of carrier drift velocity v [27]  
                 
( )/ 1 / , ( )
, ( )
EFF C C
SAT C
E E E E E
v
v E E
μ + <⎧⎪= ⎨ >⎪⎩
 (3.1) 
where vSAT  is the carrier saturation velocity, μEFF is the effective mobility, E is the lateral quasi-
Fermi electric field, and EC = 2vSAT /μEFF is the critical or saturation field. When the maximum 
lateral electric field in the channel exceeds the value of EC at the critical point, the channel of 
the MOSFET is divided into two regions: Region I of low field ohmic property and Region II 
of high field saturation velocity. The critical point is going to shift to the source side if the drain 
voltage continues to increase.  
Ψ(x,WDC)~0
D x
y
WDC
L2L1 = LEFF- L2
Region I Region II
VG
VS VD
VB
EC
Ψ(x,Wy)=0
vSATS
Ex Ey
 
Figure 3.1: Cross-sectional MOSFET description: (I) low field ohmic property, (II) high field 
saturation velocity. 
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In Region I, we employ the gradual channel approximation (GCA) and consider the 
effective mobility μEFF as a function of both gate voltage VGS and drain voltage VDS [28]-[30], 
                                ( )01EFF GS T DSV V V
μμ θ γ= + − +  (3.2) 
where μ0 is the low field mobility, θ = θ0 / tOX is the surface scattering factor,                          
γ = (γ0μ0)/(2vSATLEFF) is the lateral mobility reduction factor, θ0 and γ0 are empirical parameters, 
and VT is the threshold voltage. 
In Region II, the GCA fails because the vertical field no longer dominates the lateral 
field. As a result, the potential distribution Ψ in the space charge region becomes two-
dimensional and is the solution of Poisson’s equation, 
                                  ( )2 , A
Si
qNx y ε∇ Ψ =  (3.3) 
Equation (3.3) assumes carrier accumulation is negligible due to high applied voltage at the 
drain side, and NA is the average doping density in the substrate. A particular solution of (3.3) is 
also the potential in Region I to guarantee the continuity of potential at the boundary between 
the two regions, and is given by the parabolic relation everywhere in the carrier stream [31]: 
                           ( )
2
, 1P S
DC
yx y
W
⎛ ⎞Ψ = Ψ −⎜ ⎟⎝ ⎠
 (3.4a) 
      ( )0
0
222 ln
2
OX GS FB F
S C F
Si A
C V VkTV
q kT Nε
⎡ ⎤− − ΨΨ = + Ψ + ⎢ ⎥⎢ ⎥⎣ ⎦
 (3.4b) 
                                  2 Si SDC
A
W
qN
ε Ψ=  (3.4c) 
                                1
1
GT C
C
GT SAT
V E LV
V aE L
= +  (3.4d) 
 19
where ΨS is the surface potential, VC is the quasi-Fermi potential at the critical point [27], ΨF is 
the separation of the Fermi potential from the middle of the bandgap, VFB is the flatband 
voltage, a is the coefficient accounting for the body effect on the threshold voltage, WDC is the 
depletion depth at the critical point, L1 is the length of Region I, COX is the gate capacitance per 
unit area, k is the Boltzmann constant, T0 is the ambient temperature, and VGT = VGS - VT. In 
addition to the particular solution, we have to add the homogeneous or Laplace solution to 
satisfy the boundary conditions, 
                           (0, ) 0L yΨ =     (3.5a) 
                                     ( , ) 0L DCx WΨ =  (3.5b) 
                           (0,0)(0,0)
L
L
x CE Ex
∂Ψ= =∂  (3.5c) 
In (3.5b), we assume most of the carriers in Region II concentrate within the depletion depth of 
WDC. Following Grebene’s approach [32], and approximating the solution to the lowest space 
harmonic, we obtain 
            2( , ) sinh cos
2 2
L C DC
DC DC
E W x yx y
W W
π π
π
⎛ ⎞ ⎛ ⎞Ψ = ⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝ ⎠
 (3.6) 
From (2.4) and (2.6), the source-drain potential VDS is evaluated at x = L2 and y = 0, as seen by 
        222 sinh
2
C DC
DS bi C F H
DC
E W LV V V
W
π
π
⎛ ⎞= −Ψ + + Ψ + + ⎜ ⎟⎝ ⎠
 (3.7) 
where Ψbi is the built-in potential of the drain-to-substrate junction, VH is accounted for surface 
potential at strong inversion in (3.4b), and is given by 
                ( )0 22 ln
2
OX GS FB F
H
Si A
C V VkTV
q kT Nε
⎡ ⎤− − Ψ⎢ ⎥= ⎢ ⎥⎣ ⎦
 (3.8) 
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Since LEFF = L1 + L2, (3.7) is clearly an implicit equation of the unknown L2 which can 
be solved numerically. 
For the sake of simplicity, in this work, we have considered the average effect in 
modeling the carrier transport in a nanometer MOSFET, although under high applied E-field 
some other non-equilibrium phenomena can happen, e.g., velocity overshoot [33]-[34]. 
Nonetheless, recent reports [35]-[36] have confirmed that carrier velocity at the source side still 
depends strongly on the mobility μEFF, and average carrier velocity at room temperature is not 
yet in the overshoot regime even for sub-100 nm devices, thus justifying our approximation. 
 
3.1.2  Channel noise generated by fluctuations in low field region 
 In this section we evaluate the open-circuit noise voltage at the drain due to voltage 
fluctuation ΔV1 of an infinitesimal segment within the channel of Region I. First of all, under 
the applied E-field, carriers in the region gain energy and their effective temperature T may 
increase above the ambient temperature T0 following the relation [37] 
                              ( )
2
0 1
C
ET x T
E
δ⎡ ⎤⎛ ⎞⎢ ⎥= + ⎜ ⎟⎢ ⎥⎝ ⎠⎣ ⎦
 (3.9) 
where the hot electron temperature coefficient δ is an empirical parameter. When the device is 
under strong inversion, the current ID is dominated by drift current. Using piece-wise 
approximation of the carrier velocity as described by (3.1), we can derive the I-V relation in 
Region I of the channel [27], as seen by 
                ( ) ( )1 /D EFF EFF OX GT C
EI W C V aV
E E
μ= − +  (3.10) 
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At the end of Region I where E = EC and V = VC, we obtain 
                    ( )
2
C
D EFF EFF OX GT C
EI W C V aVμ= −  (3.11) 
Because the current in the channel is continuous, from (3.10) and (3.11) we can calculate the 
ratio E/EC and re-express (3.9) as a function of the quasi-Fermi potential: 
                   ( )
2
0 1 2
GT C
GT C
V aVT x T
V aV aV
δ⎡ ⎤⎛ ⎞−⎢ ⎥= + ⎜ ⎟+ −⎢ ⎥⎝ ⎠⎣ ⎦
 (3.12)   
Although carriers in the channel become “hot” as the applied field increases, the 
average velocity of the carriers is still smaller than their thermal velocity. Hence, the 
equilibrium condition still holds, and the voltage fluctuation ΔV1 can be modeled by thermal 
noise with mean square value, 
                             
2
1 4 4
D
V VkT R kT
f I
Δ Δ= Δ =Δ    (3.13) 
where ΔV is the voltage drop across the resistance ΔR of the infinitesimal segment in Region I. 
In Appendix A, we give the derivation of the noise fluctuation at the drain terminal 
ΔVD1 as a consequence of the thermal noise ΔV1 generated in Region I. The result is 
                             1 1GTD
GT C
V aVV M V
V aV
⎛ ⎞−Δ = Δ⎜ ⎟−⎝ ⎠
 (3.14) 
Substituting (3.12) and (3.14) into (3.13), we obtain the mean square value of the drain noise 
voltage ΔVD1 caused by the infinitesimal voltage fluctuation ΔV1 in Region I,  
 
2 222
01 4
2
GT GTD
D GT C GT C
kT M V aV V aVV V
f I V aV V aV aV
δ⎡ ⎤⎛ ⎞ ⎛ ⎞− −Δ ⎢ ⎥= + Δ⎜ ⎟ ⎜ ⎟Δ − + −⎢ ⎥⎝ ⎠ ⎝ ⎠⎣ ⎦
  (3.15)  
At the drain terminal, the total contribution of all noise sources along the channel in 
Region I is therefore a straight integration of (3.15) between the limits of V = 0 and V = VC. 
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The final result is  
( )
2 2 3 2 22
01
2
4 3 3
3
C GT C GT CD
D GT C
kT M a V aV V V VV
f I V aV
⎧ − +⎪= ⎨Δ −⎪⎩
 
                                                           2 2 2
( ) 2 ln
4
GT C GT C GT C
GT C GT C
V aV aV V V aV
a V a V V aV
δ ⎫⎡ ⎤⎛ ⎞ ⎛ ⎞− + ⎪+ + ⎬⎢ ⎥⎜ ⎟ ⎜ ⎟− −⎝ ⎠ ⎝ ⎠ ⎪⎣ ⎦⎭
 (3.16) 
The drain noise model in (3.16) represents the “enhancement” of thermal noise 
contributed by carriers in Region I through the “hot carrier” effect and the hyperbolic factor M, 
which accounts for the noise-induced channel length modulation. 
 
3.1.3  Channel noise generated by drifting dipoles in high field region 
Under strong applied E-field at the drain side, Region II is clearly in a non-equilibrium 
condition. As stated earlier by (1.1), there should be a displacement noise current in(x) 
associated with carriers drifting at vSAT due to their own rapid random motion. At any position x 
within the spatial interval Δx, the noise current in(x) consists of short impulses, uncorrelated 
from one instant of time to the next. Comparing (1.1) to the shot noise expression, in(x) = 2qI at 
rate r = I/q, the sequence of current impulses is clearly generated at the rate 
                                         2DnAr
x
= Δ     (3.17)  
In addition, each of the current impulses displaces a charge q across the interval Δx, 
thus resulting in an electric dipole layer of charge density σ = q/A at x0 and -σ at x0 + Δx0. 
Since the carriers in the saturation velocity region do not respond to the applied E-field, the 
resulting dipole layers are unable to recover and drift unchanged to the drain terminal. In this 
section, for the first time we apply Statz’s analytical treatment of high field noise [16] to 
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calculate the perturbation effect of the dipole potential difference on a MOSFET drain terminal 
under open-circuit conditions. As shown in Appendix B, the dipole potential difference at 
position x = x0 can be approximated by  
 0 0
2( , ) cos exp
2 2DP Si DC DC
x xyx y x
W W
πσ π
πε
⎡ ⎤⎛ − ⎞⎛ ⎞ ⎛ ⎞Ψ = ± − Δ⎢ ⎥⎜ ⎟⎜ ⎟ ⎜ ⎟ ⎢ ⎥⎝ ⎠ ⎝ ⎠ ⎝ ⎠⎣ ⎦
 (3.18) 
where the (+) sign applies for x < x0 and the (−) sign applies for x > x0. Because the particular 
potential ΨP(x,y) is consistent across the device channel length, ΨDP(x,y) only has an impact on 
the Laplace potential ΨL(x,y). 
For x < x0, to maintain the boundary condition (3.5a), potentials due to charges at the 
drain will be induced along the channel to cancel the effect of ΨDP(x,y). At the critical point, 
the induced potential is seen by 
 ( ) ( ) 0 020,0 0,0 exp 2I DP Si DC
x x
W
πσ
πε
⎛ ⎞ ⎛ ⎞Ψ = −Ψ = − Δ⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝ ⎠
 (3.19) 
From (3.19), the potential induced on the drain terminal as a result of the formation of dipole-
layer potential difference is therefore 
                ( )2 02 02( ,0) exp 2I Si DC
L x
L x
W
πσ
πε
−⎡ ⎤⎛ ⎞Ψ = − Δ⎜ ⎟ ⎢ ⎥⎝ ⎠ ⎣ ⎦
  (3.20) 
The dipole generated at position x = x0 and time t = ti will then drift at a steady speed of           
v = vSAT. The induced potential at the drain in (3.20) now becomes time-dependent, as seen by       
 
( ) ( )2 0
2 0
2( , ) exp
2
i SAT it
I
Si DC
L x v t t
L t x
W
πσ
πε
⎧ ⎫− − −⎡ ⎤⎛ ⎞ ⎪ ⎪⎣ ⎦Ψ = − Δ⎨ ⎬⎜ ⎟⎝ ⎠ ⎪ ⎪⎩ ⎭
 (3.21) 
where ti < t < ti + (L2- x0 ) / vSAT 
For x > x0, the dipole layers directly affect the drain voltage. However, their potential 
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contribution is canceled by the corresponding image dipole layers mirrored at plane x = L2. 
Equation (3.21) represents one of the many dipole layers randomly generated at the 
plane x = x0 at different times ti. We obtain the spectral density of each of these potential 
differences by applying a Fourier transform,  
 ( )2( ) ( , ) exp 2itIS f L t j ft dtπ
+∞
−∞
= Ψ −∫ ( )2 0 024 1 exp 2DCSi SAT DC
L xW x
v W
πσ
π ε
⎧ ⎫−⎡ ⎤⎪ ⎪= − Δ⎨ ⎬⎢ ⎥⎪ ⎪⎣ ⎦⎩ ⎭
 (3.22) 
S(f) has a very wide spectrum which exponentially decays toward infinity. However, the 
operating frequency of a nanometer MOSFET is much smaller than the inverse of the carrier 
transit time through Region II, vSAT / L2 ~ 1 THz. In (3.22) we only evaluate S(f) in the limit of      
f → 0.  
Next, let the random process Y(t) be the sum of all independent events occurring at 
different time ti; then its spectral density Y(f) is calculated using Carson’s rule as seen by 
                                    2( ) 2 ( )Y f r S f=  (3.23) 
where the generation rate r is defined by (3.17). At the drain terminal, the noise voltage due to 
the generation of dipole layers at position x = x0 has the mean square value obtained from 
(3.17), (3.22), and (3.23):  
 ( )
2
22
2 02
04 2 2
64 1 exp
2
DCD
Si SAT EFF DC
L xnq DWV x
f v W W
π
π ε
⎧ ⎫−⎡ ⎤Δ ⎪ ⎪= − Δ⎨ ⎬⎢ ⎥Δ ⎪ ⎪⎣ ⎦⎩ ⎭
 (3.24) 
In (3.24), the carrier stream is assumed to flow through the cross-section A = WEFFWDC. 
Finally, we calculate the total noise voltage produced by all the dipole layers generated 
across Region II by integrating (3.24) over 0 < x0 < L2. The result is 
 
22
2 2 2 2
5 2 3 2
,
64 3 4exp exp
2
D DCD
Si SAT EFF j EFF DC DC DC
qI DWV L L L
f v W x W W W
π π π
π ε
⎡ ⎤⎛ ⎞ ⎛ ⎞ ⎛ ⎞= + − +⎢ ⎥⎜ ⎟ ⎜ ⎟ ⎜ ⎟Δ ⎝ ⎠ ⎝ ⎠ ⎝ ⎠⎣ ⎦
   (3.25)                           
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In (3.25), we assume the channel current ID in the high field region is expressed by 
 ,D SAT EFF j EFFI nqv W x=  (3.26) 
where xj,EFF is considered the effective junction depth at which most of the carriers are 
collected by the drain terminal. 
 Since the noise contributions of Regions I and II are uncorrelated, the total open-circuit 
noise voltage at the drain is given by 
                                  
2 2 2
1 2D D DV V V
f f f
= +Δ Δ Δ  (3.27) 
Under short-circuit conditions, the voltage fluctuations are transformed into the drain 
noise currents, as seen by 
 
2 2
1 22
1D D
id id id
O
i VS S S
f f R
= = × = +Δ Δ  (3.28a)    
                              
2 2
1 1
1 2
1D D
id
O
i VS
f f R
= = ×Δ Δ  (3.28b) 
                             
2 2
2 2
2 2
1D D
id
O
i VS
f f R
= = ×Δ Δ  (3.28c) 
where RO = ∂VDS / ∂ID is the output conductance of the device, and VDS is given by (3.7). 
 
3.2  Induced Gate Noise Modeling 
 
3.2.1  Gate noise induced by fluctuations in low field region 
In low field Region I, any noise voltage ΔV1 caused by infinitesimal ohmic segments 
will produce fluctuation charges on the gate through the oxide capacitor COX of the device, as 
expressed by 
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1
11 1
0
'
L
EFF OXQ W C V dxΔ = − Δ∫  (3.29) 
In (3.29), we use x′ as a new lateral axis, and x′ = 0 is the beginning of Region I. Under short-
circuit condition at the drain, the noise voltage ΔV1 also creates a fluctuation ΔiD1 in the channel 
current as described by (3.28). In high field Region II, the appearance of the fluctuation current 
ΔiD1 requires additional charges to the channel current and, hence, induced charges on the gate 
with opposite sign, as seen by 
                          212 1 1D II D
SAT
LQ i t i
v
⎛ ⎞Δ = −Δ = −Δ ⎜ ⎟⎝ ⎠
 (3.30) 
where tII is the transit time through Region II. The total induced fluctuation charge on the gate 
is therefore 
                   
1
2
1 1 1
0
'
L
EFF OX D
SAT
LQ W C V dx i
v
⎛ ⎞Δ = − Δ −Δ ⎜ ⎟⎝ ⎠∫    (3.31) 
To calculate the induced gate charge ΔQ1 in (3.31), we have to determine the distribution of the 
noise voltage ΔV1 as a function of the position x′ along the channel. In Appendix C, we show 
that 
 ( )( )11 0
' /
, 0 ' 'C D
EFF EFF OX GT
x V E i
V x x
W C V aVμ
+ ΔΔ = < <−  (3.32a) 
 
( ) ( )
( )
1 1
1 0 1
' / /
, ' 'C C D
EFF EFF OX GT
x V E L V E i
V x x L
W C V aV
ζ
μ
+ − + Δ⎡ ⎤⎣ ⎦Δ = < <−  (3.32b) 
We have modified Statz’s formulation in the derivation of (3.32) to account for the nonlinear 
relation between the carrier velocity and the applied field, which is more appropriate for 
nanometer MOSFETs, as described by (3.1).   
Inserting (3.32) into (3.31) and using the relation [27] 
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 '
2
EFF EFF OX
GT
C D
W CV ax V V V
E I
μ⎛ ⎞⎛ ⎞+ = −⎜ ⎟⎜ ⎟⎝ ⎠⎝ ⎠  (3.33) 
to carry out the integral from V = 0 to V = VC, we obtain 
 
2 2
1
1 0 12
1 ln
2
EFF EFF OX D
x x
D
W C iQ P P V V
I
μ Δ ⎡ ⎤⎛ ⎞Δ = − − −⎜ ⎟⎢ ⎥⎝ ⎠⎣ ⎦                (3.34) 
where P0, P1, and Vx are defined as 
 
( ) ( )22 3 2 2 1 2
0
3 6
24 2
GT C C CC GT C GT C
V aV V E L aLa V aV V V VP
a a
ζ ζ− + +⎡ ⎤⎛ ⎞− + + ⎣ ⎦= +⎜ ⎟⎝ ⎠   
                                                                ( )2 2 ln4GT GT C GT CGT
V V aV V aV
a V
− ⎛ ⎞−+ ⎜ ⎟⎝ ⎠
 (3.35) 
 ( )( )211 2C C GT C
V E L V aV
P
a
ζ⎡ ⎤+ −= ⎢ ⎥⎢ ⎥⎣ ⎦
 (3.36)  
 GTx
GT C
V aVV
V aV
−= −  (3.37) 
Then, from (3.15), (3.28) and (3.34), the mean square value of the fluctuation charge on 
the gate due to an infinitesimal noise voltage 1VΔ  in Region I can be expressed by   
 
2 22 4 4 2
2 20
1 0 12 5
4 1 ln
2 1 2
EFF EFF OX x
x x x
O D x
kT W C M f VQ V P P V V V
R I V
μ δ⎡ ⎤⎛ ⎞Δ ⎡ ⎤⎛ ⎞⎢ ⎥Δ = + × − − Δ⎜ ⎟ ⎜ ⎟⎢ ⎥− ⎝ ⎠⎢ ⎥ ⎣ ⎦⎝ ⎠⎣ ⎦
 (3.38) 
Integrating (3.38) over V from V = 0 to V = VC, we obtain the total gate charge fluctuation, 
 ( ) ( )2 4 4 22 01 2 54 1EFF EFF OX GTGT C G G
O D GT P
kT W C M f VQ V aV P P
aR I V aV
μ ⎡ ⎤⎛ ⎞Δ= − × −⎢ ⎥⎜ ⎟−⎝ ⎠⎣ ⎦
 (3.39) 
where PG(λ) is given in Appendix D. To simplify the integral calculation, we have assumed 
second order approximation such that 
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                              ( ) ( )21 1ln 32 4x X xV V V− = +      (3.40)                           
Because the charge fluctuations are time-dependent, there will be an induced gate noise 
current flowing into the gate and its mean square value is given by  
                                   
2 2
21 1
1
G
ig
i QS
f f
ω= =Δ Δ  (3.41) 
 
3.2.2  Gate noise induced by drifting dipoles in high field region 
Since the accumulation charges in the channel of Region II are negligible, the dipole 
potential difference ΨDP(x,y) does not directly induce fluctuation charges. However, under 
short-circuited drain condition, it will cause the noise current ΔiD2 to flow through the device 
channel. Since the noise mechanisms in the two regions are independent, there is no potential 
jump ΔV1 in this condition, and ζ in (2.31) should be equal to zero. Then from (2.34), we obtain  
                          
2 2
2
2 22
EFF EFF OX D
D
W C iQ P
I
μ ΔΔ = −  (3.42) 
where P2 is given by 
( ) ( )2 22 3 2 2 2
2 2
3 6 ln
24 2 4
GT C C GT GT CC GT C GT C GT C
GT
V aV E L V V aVa V aV V V V V aVP
a a V
− − ⎛ ⎞⎛ ⎞− + + −= + + ⎜ ⎟⎜ ⎟⎝ ⎠ ⎝ ⎠
   (3.43) 
 
The induced gate noise current will be calculated directly from the channel noise current, as 
seen by 
                 
2 2 4 4 2
2 2 2 22
2 2 24
EFF EFF OX D
G
D
W C ii Q P
I
ω μω= =  (3.44) 
Inserting (3.25) into (3.44) and using (3.28), we finally get   
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2 2 2 4 2
2 22 2 2 2
2 25 2 3 2 3
,
64 3 4exp exp
2
G EFF EFF OX DC
ig
Si SAT j EFF O D DC DC DC
i qD W C W L L LS P
f v x R I W W W
μ π π πω π ε
⎡ ⎤⎛ ⎞ ⎛ ⎞ ⎛ ⎞= = + − +⎢ ⎥⎜ ⎟ ⎜ ⎟ ⎜ ⎟Δ ⎝ ⎠ ⎝ ⎠ ⎝ ⎠⎣ ⎦
     (3.45) 
 
3.3  Correlation of Drain Noise and Induced Gate Noise Currents 
Since the total channel noise iD and the total induced gate noise iG have parts generated 
from the same noise sources in the channel, there must be some correlation between them. 
However, due to independence of the noise mechanisms in Regions I and II, the pair of noise 
currents (iD1,iG2) and (iD2,iG1) are uncorrelated. Then the correlation coefficient C of iG and iD 
can be defined as [16] 
 
* * *
1 1 2 2
2 2 2 2
G D G D G D
G D G D
i i i i i iC
i i i i
+= =  (3.46) 
First of all, the cross-correlation between channel noise and induced gate noise in 
Region I can be expressed by 
                  * * *1 1 1 1 1 1
C CV V
G D G D D
o o
i i i i V j Q i Vω= Δ Δ Δ = Δ Δ Δ∫ ∫  (3.47) 
Inserting (3.34) into (3.47), then using (3.15) and (3.28) to carry out the integration, we obtain  
 ( ) ( )2 2 2* 01 1 2 34 1EFF EFF OX GTG D GT P C C
O D GT P
kT W C M f Vi i j V aV P P
aR I V aV
μω ⎡ ⎤⎛ ⎞Δ= − × −⎢ ⎥⎜ ⎟−⎝ ⎠⎣ ⎦
  (3.48) 
where PC(η) is given in Appendix D. In (3.48), we have also employed the approximation 
given by (3.40) to simplify the integral calculation.  
 Similarly, we can evaluate the cross-correlation between channel noise and induced gate 
noise in Region II using (3.42). The result is 
 30
                
2 2 2
* * 2
2 2 2 2 22
EFF EFF OX D
G D D
D
W C ii i j Q i j P
I
μω ω= =  (3.49) 
Substituting (3.25) into (3.49), and employing (3.28), we then obtain  
 
2 2
* 2 2 2
2 2 25 2 3 2
,
64 3 4exp exp
2
EFF OX DC
G D
Si SAT j EFF O D DC DC DC
qD C W f L L Li i j P
v x R I W W W
μ π π πω π ε
⎡ ⎤⎛ ⎞ ⎛ ⎞ ⎛ ⎞Δ= + − +⎢ ⎥⎜ ⎟ ⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝ ⎠ ⎝ ⎠⎣ ⎦
     (3.50) 
Finally, using (3.48) and (3.50), the correlation coefficient C defined by (3.46) can be 
calculated. Its value is purely imaginary due to the fact that the gate noise and drain noise 
currents are coupling through the gate oxide capacitor.  
 
3.4  Experimental Results and Model Validation 
In this section, we verify the proposed DDN model with experimental data of the 120 
nm CMOS technology in the frequency range of 2 to 26 GHz at different biasing conditions. 
The DUTs are n-channel MOSFETs which have the dimensions of W/L = 115 µm / 120 nm. 
The effective channel length, oxide thickness, effective junction depth and threshold voltage of 
the DUTs are determined to be LEFF = 97 nm, tOX = 2.5 nm, xj,EFF = 20 nm and VT = 0.27 V, 
respectively. As mobile carriers in the DUTs are electrons, saturation velocity vSAT of 8×106 
cm/s and low-field mobility μ0 of 360 cm2/Vs were used to achieve best fitting results in the I-V 
characteristic. The selection of saturation velocity vSAT is in agreement with published results in 
[38]. For noise simulation, we have set the high field diffusion coefficient and the hot electron 
temperature parameter to D = 20 cm2/s and δ = 22, respectively. These values are within the 
range of the data reported in [39]-[40].  
It is shown in Figure 3.2 that the measured power spectral density of drain noise Sid and 
induced gate noise Sig are in excellent agreement with the modeled results at VDS = 1.2 V and 
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VGS = 0.8 V over the frequency range of 2 to 26 GHz. Next, we investigate the dependences of 
the device noise sources on different biasing conditions. The results, including the total noise 
sources as well as regional noise contributions, are illustrated in Figures 3.3-3.4 at f = 14 GHz, 
the middle point of the measured frequency range. Again, the proposed DDN model shows 
accurate prediction of the measured data.  
Furthermore, we observe an important feature that the noise generated from Region II 
actually becomes dominant at some biasing conditions. Figure 3.3 shows that when the drain 
voltage VDS increases at a fixed gate voltage VGS, the saturation length L2 of Region II increases, 
and so does the noise contribution in this region. However, the total drain noise Sid as well as 
induced gate noise Sig remains nearly constant due to the corresponding drop in noise 
contribution from Region I. If we keep VDS fixed at high value and increase VGS, the noise 
contributions of the two regions increase, which leads to the increment of both Sid and Sig as 
shown in Figure 3.4. The device becomes noisier when it is driven at higher current density. At 
low VGS, using only the noise source model from Region I, we can closely predict the measured 
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Figure 3.2:  Measurement versus DDN model draine Sid and induced gate noise Sig as a 
function of frequency in the range of 2 GHz to 26 GHz. 
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data. However, the discrepancy between experimental results and model predictions worsens as 
VGS increases. The same observation has been reported by Scholten et al. [14] when considering 
noise sources only generated by Region I. Therefore, for nanometer MOSFETs under a high 
lateral field, the noise contribution from Region II plays an important role and cannot be 
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Figure 3.3:  Measurement versus DDN model: (a) drain noise Sid and (b) induced gate noise Sig 
as functions of drain voltage VDS for a fixed gate voltage VGS. 
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Figure 3.4:  Measurement versus DDN model: (a) drain noise Sid and (b) induced gate noise Sig 
as functions of gate voltage VGS for a fixed drain voltage VDS. 
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neglected.  
Next, in Figure 3.5, we illustrate the measured versus modeled cross-correlation 
coefficient, C, between drain noise, Sid, and induced gate noise Sig. The corresponding noise 
correlations C1 and C2 from Region I and Region II are also plotted in Figure 3.5.  As expected, 
the drain noise and induced gate noise due to noise sources in Region II are strongly correlated 
compared to the ones in Region I. The noise correlation C1 of Region I has a shape similar to 
that of a long-channel MOSFET [41], while the noise correlation C2 of Region II contributes to 
form a more general pattern of the total correlation C. At low VGS and high VDS, Region II can 
occupy a large portion of the device channel. However, its noise contribution is small due to 
low IDS. Hence, C is also small at this bias level. When VGS increases, (Sid2, Sig2) become 
comparable to or even exceed (Sid1, Sig1), as shown in Figure 3.4. As a result, C continues to 
increase to reach its peak. However, at high VGS, Region II becomes smaller which will slow 
the increment of C and eventually lead to its drop. The data shown in Figure 3.5 is consistent 
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Figure 3.5:  Measurement versus DDN model cross-correlation coefficient C as a function of 
gate voltage VGS for a fixed drain voltage VDS. C1 and C2 are the corresponding correlations 
from Region I and Region II, respectively. 
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with the results presented in [2] and [42]. In our experiments, to keep devices working under 
normal biasing conditions as specified by the process, we do not include the measured C at 
very high VGS beyond 1.2 V.  
To support RFIC design, we have incorporated the proposed DDN model with two 
noise sources into the BSIM3 compact model using sub-circuit techniques [43]. The DDN 
model shows excellent fitting results for the measured noise parameters of an n-MOSFET (L = 
120 nm and W = 115 μm) at VDS = 1.2 V and VGS = 0.8 V in the frequency range of 2 to 26 
GHz (Figure 3.6). As frequency increases, the effect of induced gate noise becomes more 
prominent and can no longer be ignored. The DDN model has taken into account these effects 
and show its superiority over the BSIM model with a strong enhancement in the noise 
prediction capability up to 1.2 dB for NFMIN  at 26 GHz (Figure 3.7). In addition, the model 
also accurately predicts the measured NFMIN and associated gain GA at different biasing 
conditions as shown in Figure 3.8.  
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Figure 3.6:  Measurement versus DDN model noise parameter of an n-MOSFET with L = 120 
nm and W = 115 μm as a function of frequency in the range of 2 to 26 GHz at VDS = 1.2 V and 
VGS = 0.8 V.  
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More important, as shown in Figure 3.9, the DDN model exhibits the ability to scale 
with gate length and width, which is crucial in integrated circuit design and optimization. 
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Figure 3.7:  Comparison between DDN and BSIM noise models in predicting the minimum 
noise figure NFMIN of an n-MOSFET with L = 120 nm and W = 115 μm. at VDS = 1.2 V and 
VGS = 0.8 V. 
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Figure 3.8:  Measurement versus DDN model noise parameter of an n-MOSFET with L = 120 
nm and W = 115 μm at 14 GHz for different bias current levels.  
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Figure 3.9:  Scalability of the DDN model with gate length and width over different bias 
current levels.  
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4. A 3.1−10.6 GHz ULTRA−WIDEBAND LOW NOISE AMPLIFIER DESIGN 
 One of the testing circuits to verify the DDN model is the ultra-wideband (UWB) low 
noise amplifier (LNA). LNA is a critical circuit component in any modern wideband receiver. 
However, the designed circuit is not only used to validate the high-field MOSFET noise model 
developed in this work; it is also used to demonstrate the design improvement to achieve the 
lowest available noise level. The unique feature of the proposed technique is to use the Smith 
chart to design the input matching network to trade off between noise figure NF and input 
return loss (RL or |S11|), a fundamental limitation on the design of LNAs.    
 
4.1  Overview of UWB LNA Designs 
Short-range wireless communication is becoming popular to replace cable-based 
systems due to its compact and high data rate connectivity. In the US, the FCC has approved a 
spectrum spanning from 3.1 to 10.6 GHz for low cost UWB systems with data rates that can 
reach 500 Mb/s. Such features have created the interest in designing new high performance 
circuits for potential UWB applications. 
In an UWB system, the LNA must satisfy stringent requirements of low noise, high 
gain, and high return loss, as well as low power consumption over a very wide bandwidth. 
Moreover, the UWB LNA suffers many interferers from co-existing systems like WLAN and 
Bluetooth. This condition requires that the LNA linearity must be considered as important as its 
noise performance [44]. In recent literature, low noise performance is achieved using either 
noise and source impedance matching at the input [45]-[47] or noise cancelling techniques [48]. 
Typically, the MOSFET devices themselves have highly capacitive input impedances. Hence, 
by coupling with passive components in the form of source degeneration [46] or feedback [47]-
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[48], it helps to generate the real part of the input impedance which can be matched to the 50 Ω 
source. Nevertheless, these approaches leave less freedom to optimize the gain cell to satisfy all 
the required parameters over a wide range of frequency. In the noise cancelling technique, the 
first stage is used to match to the source impedance, while noise cancelling is achieved by the 
following stages. This approach, however, still cannot satisfy both extremes, low NF and high 
IIP3. 
In this research, we present the design and implementation of a fully integrated UWB 
LNA in 120 nm CMOS process. The Smith chart is used to simultaneously match noise and 
source impedance. The gain cell is de-coupled from the input matching network to 
independently optimize its gain, noise, linearity and return loss. The LNA employs all triple-
well nMOS devices. Figure 4.1 shows the RF parameters of such a device with the dimension 
of 0.12 μm x 190 μm. At 10 GHz, the minimum noise figure NFMIN is less than 1 dB over the 
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Figure 4.1: Measured NFMIN, GA (at f = 10 GHz) and fT/fMAX for a 0.12 μm x 190 μm triple-well 
nMOS device used in the LNA. 
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bias range up to 100 mA. However, there is no compromise between NFMIN and associated gain 
GA. Biased at 25 mA to obtain NFMIN, the device shows associated gain GA of 15 dB and fT /fMAX 
around 90 /150 GHz. 
 
4.2  Circuit Design 
 
4.2.1  Topology, device size and biasing 
Cascode topology can help to reduce the effective input capacitance; hence, it is well 
suited to high gain and wide bandwidth amplifier design [49]. Since the NF of a MOSFET 
device decreases as the gate length decreases, all transistors in the cascode gain cell use 
minimum gate length available for the process, L=0.12 μm. However, as the device gate length 
decreases, its linearity worsens. To overcome this problem, the device needs to be biased at 
higher current density at the cost of increased power consumption [50]. In the cascode gain 
cell, the common source transistor (CST) is the dominant source of noise and distortion, so 
selection of the CST’s width is crucial. To boost the gain of the cascode cell, the width of the 
CST is chosen as large as possible, which in turn increases its NF. Furthermore, larger device 
width will eventually exacerbate the distortion due to the effect of parasitic capacitances [51]. 
In this complicated context, measured data as well as simulation results were used to obtain the 
best solution. The circuit was simulated with Agilent Advanced Design System (ADS) using 
BSIM3v3 RF model enhanced by DDN noise model. Because the NF and the gain get worse as 
frequency increases, all the results are considered at 10 GHz, the upper end of UWB frequency 
band. The dimension of the CST is chosen to be 0.12 μm x 190 μm which takes into account all 
the described trade-offs of gain, noise and distortion. As shown in Figure 4.1, the CST is biased 
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at the current of 25 mA for low noise and low distortion operation. The overall noise and 
distortion performance of the circuit will degrade because of the common gate transistor 
(CGT). However, it is interesting to observe that the NFMIN of the cascode cell varies with the 
width of the CGT. The corresponding width for minimum noise is found to be WCGT=230 μm.   
 
4.2.2  Input impedance and noise matching 
The next design step is to match the cascode gain cell to the 50 Ω source impedance 
while keeping its NF as low as possible. Note that all the impedances (Z) can be represented by 
their corresponding reflection coefficients (Γ), and the NF described in (2.3) now can be re-
expressed as 
 ( )
2
MIN 102 2
4
F = F  ; NF = 10log (F)
1 1
n S OPT
S OPT
r Γ −Γ+
− Γ +Γ
 (4.1) 
As the source reflection coefficient, ΓS, reaches its optimum value (ΓOPT), the noise figure NF 
reaches its minimum value of NFMIN.  
 In general, the basic principle to design the input matching network can be described by 
Figure 4.2. ΓIN,C and ΓOPT,C are the input impedance and the optimum source reflection 
coefficient of the unmatched cascode gain cell, respectively. The input matching network is 
designed to transfer ΓIN,C to 50 Ω source impedance and convert this impedance to ΓOPT,C. 
However, it is very challenging to fulfill the requirement over a large range of frequencies. This 
work proposes a graph-based technique to ease the design task while still achieving optimal 
matching requirements. Both ΓIN,C and ΓOPT,C are converted to the new values of ΓOPT and ΓIN, 
which are close to the 50 Ω to enable simultaneous matching. In practice, the matching 
networks also contribute noise, which results in higher NFMIN for the combined gain and 
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matching circuit. Hence, it is crucial to keep the matching network simple to reduce its noise 
contribution.  
As shown in Figure 4.3, the ΓIN,C of the gain cell has highly capacitive reactance and 
low resistance over the design frequency range. In the first step, inductors L1 and L2 are used to 
cancel the imaginary part of ΓIN,C while resistor R1 is necessary to increase its real part to 50 Ω. 
R1 is also used to push ΓOPT,C toward the center point. The gate bias voltage of CST is fed 
through L2. Because the goal is to match to the center point of the Smith chart, the second step 
employs an LC-section which includes L3 and C1 to roll off and tighten 'INΓ . Finally, the 
inductor L4 is used to move 'INΓ  and 
'
OPTΓ to their corresponding ΓIN and ΓOPT values which stay 
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Figure 4.2: Basic principle for simultaneous source impedance and noise matching. 
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around the center point. The whole procedure is illustrated in Figure 4.3. The smaller the radius 
of the ΓIN circle, the better the input RL.            
 
4.2.3  Output matching and loading effects 
So far, most UWB LNA designs employ shunt-peaking load [52] to extend their 
bandwidth. However, the series resistance in the load can reduce the supply voltage, and hence 
the gain, of the active devices. In low voltage design, this effect is more significant. Therefore, 
an LC tuned load is proposed to overcome the problem. It is tuned to the mid-range frequency, 
which is around 6 GHz in the UWB band. The bandwidth is then widened by placing a resistor 
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in series with the capacitor of the tuned load. This resistor is also used to set the impedance at 
the output node, ZOUT. In an integrated receiver, the LNA usually drives I/Q mixers which can 
be considered as capacitive loads, ZC,LOAD. These loads strongly affect the LNA bandwidth. 
Therefore, an output matching network is essential to maintain the required bandwidth. In 
addition, the output matching network with very sharp cutoff frequency response also helps to 
attenuate any out-of-band blockers which can become stronger after passing through the gain 
cell. Using the image-parameter method [53], filters can be designed to satisfy both 
requirements. In this work, the output matching network is designed to match ZOUT to 50 Ω for 
measurement purposes instead of ZC,LOAD. The matching network is passive, so it does not 
consume any power as in the case of active buffers. The complete design of the LNA chip is 
shown in Figure 4.4.  
 
4.3  Experimental Results 
Fabricated in 120 nm CMOS process, the prototype UWB LNA chip occupies a 
compact area of 0.95x0.72 mm including RF and DC pads. High frequency on-wafer 
measurements are carried out using ATN-NP5B automated noise figure measurement system. 
Collected data is then de-embedded using an “Open” and “Short” technique to remove effects 
of the RF pads and interconnection as described in Chapter 2.  
As shown in Figure 4.5, the amplifier achieves a 3 dB bandwidth from 2.75 to 10.1 GHz 
with maximum gain of 12.76 dB. Its corresponding NF at 50 Ω source impedance (NF50) is 
varied between 3.52 dB and 4.3 dB, and input RL is better than 9 dB. The measured noise data 
matches pretty well with simulation results, validating the proposed DDN noise model. The 
output matching network is designed to have a very sharp cut-off response which can reduce 
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the gain to 0 dB only 1 GHz away from its -3 dB frequency. This explains why the out-of-band 
NF50 increases rapidly. The two-tone third-order intercept point is also measured to identify the 
linearity of the amplifier. Both Agilent 83651B and 8364A are used to provide highly pure 
sinusoidal RF signals. The two tones with 2 MHz spacing are combined and applied to the 
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Figure 4.4: (a) Schematic and (b) microphotograph of the designed UWB LNA. 
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LNA. At 6 GHz, the measured IIP3 is found to be 3.5 dBm. Across the bandwidth, the IIP3 
decreases from 5.2 dBm at 2GHz to 3.5 dBm at 10 GHz (see Figure 4.6). For a robust UWB 
receiver, an IIP3 on the order of -9 dBm is essential [44]. Therefore, when integrated with a 5 
dBm IIP3 mixer, a 12 dB gain LNA needs to have an IIP3 greater than -5 dBm. If the LNA has 
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Figure 4.5: Measured versus simulated RF performance of the UWB LNA: (a) Noise figure 
at 50Ω source impedance (NF50) and input return loss S11, (b) gain S21. 
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higher gain and the mixer is less linear, this requirement is even more stringent. With IIP3 
better than 3.5 dBm over the bandwidth, the designed LNA can satisfy even the toughest 
linearity requirements while relaxing the design of the I/Q mixer. The linearity efficiency of the 
LNA, which is defined by IIP3/PDC, is also better than those of other reported designs. 
The measured performance of the LNA is summarized in Table 4.1. The amplifier 
achieves very low NF and its linearity is superior. Moreover, the overall performance in terms 
of gain, noise, linearity and input return loss are excellent in comparison to other designs. This 
proves the effectiveness of the proposed design methodology and the accuracy of the DDN as 
well.  
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Figure 4.6: Linearity measurement of the UWB LNA. 
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Table 4.1 Performance summary and comparison with previous published works  
Reference CMOS 
Tech. 
GMAX 
(dB) 
BW 
(GHz) 
NF50 
(dB) 
|S11| 
(dB) 
IIP3 
(dBm) 
PDC 
(mW) 
Area 
(mm2)
Bevilacqua  
JSSC 2004 
[45]   
0.18 μm 10.4 2.4 - 9.5 4.2 - 8 > 9.4 < -8 18 1.1 
Reiha 
JSSC 2007 
[46] 
0.13 μm 16.5 1.74 - 10.7 2.1 - 2.9 > 9.9 < -5.1 9 0.87 
Jung  
MOTL 2007 
[47] 
0.18 μm 13.5 1.85 - 10.2 4.1 - 5.7 > 10 < -1 13 0.63 
Liao  
JSSC 2007 
[48] 
0.18 μm 9.7 1.2 - 11.9 4.5 - 5.1 > 11 < -4.9 29 0.59 
This work 
RFIC 2008 0.13 μm 12.76 2.75 – 10.1 3.5 - 4.3 > 9 < 5 30 0.68 
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5. A 24 GHz LOW NOISE AMPLIFIER DESIGN 
 This chapter presents the design of an RF CMOS LNA for 24 GHz industrial, scientific, 
and medical (ISM) applications. The design employs a coplanar waveguide (CPW) structure as 
series feedback to achieve simultaneous noise and power matching. As the application 
frequency goes beyond 10 GHz, the task is effectively assisted by the advanced DDN model to 
enable first-pass silicon design.    
 
5.1  Overview of 24 GHz ISM Band LNA Designs 
Due to the overcrowded transmission in the frequency bands below 10 GHz as well as 
the high demand for multi-gigabit-per-second data rates for wireless communication, the 
Federal Communications Commission (FCC) has opened the 24-24.25 GHz unlicensed band 
for ISM applications. Although III-V processes still dominate the area of high frequency 
designs, scaled CMOS technology has the potential to build circuits operating beyond 20 GHz 
[54]. This advance, together with the capability to provide low cost and high integration 
solutions, has accelerated the research on CMOS monolithic microwave integrated circuits 
(MMICs). 
LNAs are key circuit components in any RF front-end. To design CMOS LNAs with 
noise and gain performance comparable to III-V LNAs is still very challenging. Recent reports 
on 24 GHz LNA design [55]–[57] typically use common-source and inductive degeneration 
techniques to achieve both noise and power matching. This technique simplifies the design of 
the input matching network and reduces its noise contribution to the overall amplifier. 
However, the constrained selection of the source degeneration inductance to match the device 
input impedance to 50 Ω source impedance can also lead to degradation of the circuit gain. 
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Moreover, MOSFETs are considered bilateral devices at microwave frequencies, and the gate-
to-drain capacitance, CGD, cannot be ignored as is done in the literature. In [54], the common-
gate topology with resistive feed-through is introduced as an alternative for circuits operating at 
these frequencies. Nevertheless, with an NF of 6 dB, the prototype still cannot outperform the 
common-source configuration with inductive degeneration [55] – [57], though it does exhibit 
higher gain. 
In this chapter, a fully integrated 24 GHz CMOS LNA with a NF of 3.8 dB and a gain 
of 19 dB is demonstrated. The LNA shows the highest gain to date in the 24 GHz band while 
maintaining a competitive NF. The circuit is achieved by using our accurate DDN model, 
which is able to predict the noise behavior of nanometer MOSFETs up to 26 GHz. In addition, 
the LNA employs on-chip CPW in series feedback to bring its optimum source impedance and 
conjugate input impedance in close proximity, such that simultaneous noise and power 
matching can be achieved for a given load impedance. Since the length of the CPW is not 
strictly constrained in the design, and its equivalent inductance is very small, on the order of 
pH, the LNA can thus achieve high gain. 
 
5.2  Circuit Design 
Since it is quite challenging to build a standard CMOS LNA at 24 GHz to compete with 
a III-V LNA, say, with 2 dB NF and 20 dB gain, a divide-and-conquer two-stage topology is 
selected for this design with a power budget of 20 mW. The first stage uses a common-source 
topology to achieve low-noise performance (NF ≈ 2 dB, gain ≈ 6 dB), while the second stage 
adopts a cascode configuration to deliver gain (NF ≈ 4 dB, gain > 9 dB). Since the NFMIN of a 
MOSFET decreases with its gate length, all transistors in the LNA are chosen to have the 
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minimum length available in the process. In addition, as shown in Figure 3.6, NFMIN  is also a 
function of device width. As a result, to keep NFMIN  low while achieving the required gain, the 
total width of the first-stage transistor M1 is chosen to be 38.4 μm with 16 fingers. As shown in 
Figure 5.1 (a), the gate and drain bias of M1 are established by two integrated biasing networks 
ZinZS = ZOPT
Zout1
 
 
(a) 
 
Z*in (LCPW1 = 0)
ZOPT (LCPW1 = 0)
Z*in (LCPW1 = 1mm)
ZOPT (LCPW1 = 1mm)
step = 250 μm  
(b) 
 
Figure 5.1:  (a) First stage common-source amplifier employing CPW as series feedback. (b) 
Effect of the CPW1 (step ULCPW = 250 μm) on the optimum source impedance Zopt for NFMIN
and the conjugate of input impedance Z*in for power matching. 
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(Lb1, Cb1) and (Lb2, Cb2), respectively. With a 5.5 mA drain current, M1 demonstrates a cut-
off frequency fT of 80 GHz and a maximum oscillation frequency fMAX of 100 GHz. As 
described by (4.1), the best noise performance (NF = NFMIN) occurs when the source 
impedance ZS equals to the optimum value ZOPT of the unmatched device. Meanwhile, the 
power matching happens when ZS is equal to the conjugate of the device input impedance Z*in. 
Unfortunately, ZOPT is typically different from Z*in. To bring these values in close proximity to 
each other, we introduce a CPW as series feedback to the unmatched device (Figure 5.1) at the 
cost of increasing the achievable NFMIN and reducing the gain slightly. Using the DDN model, 
the accurate values of ZOPT are obtained as the length of the series-feedback CPW1 are varied, 
and the optimum value of CPW1 for ZOPT ~ Z*in is found to be 270 μm as shown on the Smith 
chart in Figure 5.1 (b). A simple series-shunt LC section [58] is then designed to convert ZOPT 
to the source impedance of 50Ω. The topology (LN1, CN1) in Figure 5.1 (a) is selected by 
considering its noise contribution as well as the practical aspects of implementation. To reduce 
the noise contribution from the biasing network, both Lb1 and Lb2 in Figure 5.1 (a) are designed 
to have a high quality factor Q. As Lb2 is also the load of M1, its value is selected to push the 
unmatched device to reach the highest gain available at 24 GHz. In Figure 5.1 (a), C1 is the 
input DC-blocking capacitor.  
The second stage is a cascode amplifier with CPW series feedback as well. To achieve 
high gain, the width of the common-source transistor is chosen to be 57.6 μm to derive enough 
gm, while the width of the cascode transistor is optimized at 76.8 μm to minimize its noise 
contribution. The second stage is biased at 7 mA drain current to meet the power budget while 
delivering enough gain and low NF. To achieve maximum power transfer from the first stage to 
the second, an inter-stage matching network is necessary. In this design, the second-stage input 
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impedance Zin2 is directly transformed to the conjugate of the first-stage output impedance 
Z*out1 by the matching network of (CN2, LN2, LN3), which is chosen to meet the design goal 
while considering device sizes, noise contribution, and practical component values for 
implementation. The capacitor C2 is needed to block the DC path formed by the two inductors 
LN2 and LN3. Lastly, a shunt-series LC section (LN4, CN3) is used to match the conjugate of the 
second-stage output impedance Z*out2 to 50 Ω. Another capacitor C3 is necessary for output 
DC-blocking. In this design, lumped components for the LC sections are used to reduce chip 
size, since the wavelength is still too long, on the order of several millimeters, at 24 GHz to use 
transmission lines. The complete schematic of the LNA and its microphotograph are shown in 
Figure 5.2 and Figure 5.3, respectively. 
 
5.3  Experimental Results 
Fabricated in a 120 nm CMOS process, the prototype LNA occupies a silicon area of 
0.85 × 0.66 mm2. High frequency on-wafer measurements were carried out using an 
ATN−NP5B automated noise-figure measurement system. Although the ATN−NP5B system 
can measure both noise and S-parameters at the same time, it can only measure up to the 
frequency of 26 GHz. To show values at higher frequencies, the small-signal gain and return 
losses of the LNA were measured separately using Agilent 8364A PNA.  
As shown in Figure 5.4, the LNA achieves gain of 19 dB, NF of 3.8 dB, and 
input/output return losses (RL) |S11| and |S22| of 9.5 dB and 15 dB, respectively, at 24 GHz. 
Across the 24.0-24.25 GHz ISM band, the gain was measured at better than 18.5 dB, and the 
NF was lower than 4 dB. The measured -3 dB bandwidth of the two-stage LNA is from 21 to 
25 GHz. The total power consumption is 15 mW from a single 1.2 V power supply. In addition, 
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the linearity of the LNA was also characterized. The measured input-referred 1 dB compression 
point (P1-dB,in) was -17.9 dBm under the same test condition as in the gain and NF 
measurements (Figure 5.5), with an output power of 0.14 dBm, i.e., the P1-dB,out.  
In Figure 5.4, the better agreement between measurement and simulation using the 
DDN model as compared to that using the BSIM3 model reveals the superiority of the DDN 
model in predicting the noise performance of nanometer MOSFETs. The shifted peak gain of 
M2
M3
Lb3
C3
CN3
LN4
CPW2
Lb1
M1
Lb2
Vg
Cb1
Cb2
C1
CN1
LN1
CN2 C2
LN2
Lb4Cb4
Vd
Cb3
CPW1
LN3
 
Figure 5.2:  Schematic of the two-stage 24 GHz CMOS LNA. 
 
 
 
 
 
Figure 5.3:  Die photo of the 24 GHz CMOS LNA with a chip size of 0.85 × 0.66 mm2. 
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the LNA in measurement is largely due to unaccounted-for parasitics and their effect on the 
chip operation at 24 GHz. The performance of the LNA is summarized in Table 5.1 with 
comparison to previous published works. To the best of our knowledge, this LNA achieves the 
highest gain to date in the 24 GHz band with a competitive NF and reasonable power 
consumption. 
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Figure 5.4:  Measured versus modeled noise figure NF and S-parameters of the 24 GHz 
CMOS LNA. 
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Table 5.1 Performance summary and comparison with previous published works  
 This work [55] RFIC05 
[56] 
MWCL05 
[57]  
RFIC08 
Technology 130 nm CMOS 
130 nm 
CMOS 
180 nm 
CMOS 
180 nm 
CMOS 
fT/fMAX [GHz] 80/100 85/90 70/58 N/A 
Peak gain freq. [GHz] 24 21 24 24 
Gain [dB] 19 12.9 13.1 12.8 
NF [dB] 3.8 5.2 3.9 3.3 
Input/Output RLs [dB] 9.5/15 13/20 15/20 7.5/17 
Power Consumption [mW] 15 16.8 14 8 
Chip size [mm2] 0.56 0.31 0.34 0.55 
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Figure 5.5:  Measured 1 dB compression point of the 24 GHz CMOS LNA. 
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6. CONCLUSIONS  
 In this thesis, a high-field noise model (DDN) for nanometer MOSFETs working at 
saturation that predicts both channel and induced gate noise at high frequency is developed 
based on Statz’s drifting-dipole theory. The model is able to accurately predict RF noise data of 
120 nm MOSFETs under various bias conditions in the frequency range from 2 to 26 GHz. In 
addition, the scalability of the model with device size makes it useful for RFIC designs. More 
important, we found that the noise generated by the high-field region cannot be neglected; 
indeed, it plays an important role in determining the noise behavior of nanometer MOSFETs. 
The analytical formulations of the proposed model make it easy to integrate in circuit 
simulators like ADS or Spectre using Verilog-A scripts. 
 Two fully integrated LNAs designed for high-speed data communications in the 
frequency range of 3.1−10.6 GHz and 24 GHz have been demonstrated. Graph-based 
techniques using the Smith chart are employed to achieve simultaneous noise and power 
matching. The advanced DDN model developed in this work is extensively used to provide 
insights into and guidance for the designs. Measured results show the LNA chips achieve high 
performance in terms of noise figure, gain and linearity across the bandwidth, which can be 
extended to state-of-the-art designs. The simulation results of the designed circuits are in 
excellent agreement with measured data, and hence validate the proposed high-field noise 
model at the integrated circuit level up to 26 GHz. 
 Future work will primarily focus on extending the study results in thesis to technologies 
beyond 90 nm CMOS. As the technology aggressively scales down to 10 nm, the high-field 
region in the device can occupy up to 90% of the whole MOSFET channel, and hence the high-
field noise source is expected to be dominant. In addition, the induced gate noise is also shown 
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to play an important role in the DDN model at higher frequencies approaching the millimeter 
wave region. Therefore, V-band or W-band LNAs should be designed and fabricated to verify 
the accuracy of the proposed DDN model. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 59
APPENDIX A 
DERIVATION OF  ΔVD1 AS A FUNCTION OF ΔV1 
 
In this appendix, we derive the open-circuit noise voltage at the drain terminal ΔVD1 due 
to thermal noise ΔV1 generated by an infinitesimal section in Region I. Since the drain 
fluctuation current is zero under the assumed open-circuit drain conditions, taking the 
differentiation of ID in (2.10) and neglecting second-order terms, we then obtain  
              ( ) ( )1 1 0D GTI a V dV V aV d VΔ = − Δ + − Δ =  (A.1) 
                               ( ) ( )11 GT
d V adV
V V aV
Δ =Δ −  (A.2) 
Integrating (A.2) over the length of Region I, the noise voltage at the critical point ΔVC due to 
ΔV1 is thus seen by 
                                1GTC
GT C
V aVV V
V aV
−Δ = Δ−  (A.3) 
Since the drain current ID is kept constant, the critical voltage VC also does not change its value. 
Therefore, the noise fluctuation at the critical point ΔVC can only vary the length of both Region 
I and Region II such that 
                               1 2C C CV E L E LΔ = Δ = − Δ  (A.4) 
This kind of noise-induced channel length modulation eventually results in the drain voltage 
fluctuation which can be obtained by differentiating (3.7) 
                                      1D CV M VΔ = Δ  (A.5) 
where M is a hyperbolic function shown by 
                     02 22cosh 1 sinh
2 2
DC
DC EFF DC
WL LM
W L W
γπ π
π
⎡ ⎤⎛ ⎞ ⎛ ⎞⎛ ⎞= −⎢ ⎥⎜ ⎟ ⎜ ⎟⎜ ⎟⎝ ⎠⎝ ⎠ ⎝ ⎠⎣ ⎦
 (A.6) 
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The function M is always greater than 1, so thermal noise generated by Region I is enhanced at 
the drain terminal. As expected, M = 1 when L2 = 0. Substituting (A.3) into (A.5), we obtain 
(3.14) of the text.  
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APPENDIX B 
DRIFTING DIPOLE POTENTIAL DIFFERENCE  
The potential distribution due to a charge dipole is calculated in this section. As 
described in Figure B.1, a charge sheet of density σ = q/A spreading from y = 0 to y = W1 and 
put on top of a ground plane at y = W2 has a potential expressed in general space-harmonic 
form by 
 ( ) ( )0
1,3,5... 2 2
, cos exp
2 2nk
k x xk yx y a
W W
ππ∞
=
−⎡ ⎤⎛ ⎞Φ = −⎜ ⎟ ⎢ ⎥⎝ ⎠ ⎣ ⎦∑  (B.1) 
 The potential Φ(x,y) satisfies the following boundary conditions: 
                                       ( )2, 0x WΦ =  (B.2) 
                          ( ) ( )00 ,, 2x Si
x y
E x y
x
σ
ε
∂Φ= =∂  (B.3) 
The first condition is satisfied by choosing the functions representing Φ(x,y) while the second 
condition can be solved for an using Fourier expansion, as seen by 
                     
2
2 1
2 2
2 sin
2n Si
W k Wa
W n W
πσ
ε π
⎛ ⎞ ⎛ ⎞⎛ ⎞= −⎜ ⎟ ⎜ ⎟⎜ ⎟⎝ ⎠ ⎝ ⎠⎝ ⎠
 (B.4) 
  
xx0
y
W1
W2
xx0
y
WDC
x0 + Δx
(a) (b)
D
σ
+σ -σ
 
Figure B.1:  (a) A charge sheet on top of a ground plane. (b) Drifting dipole formed in high 
field Region II. 
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For the MOSFET case shown in Figure B.1, we have assumed the mobile carriers 
drifting through Region II are confined within the depletion width, W1 = W2 = WDC, and hence 
the potential of the charge sheet now becomes 
 ( ) ( )2 0
1,3,5...
2, cos exp
2 2
DC
k Si DC DC DC
k x xW k yx y
W k W W
πσ π
ε π
∞
=
−⎡ ⎤⎛ ⎞ ⎛ ⎞⎛ ⎞Φ = − × −⎜ ⎟ ⎜ ⎟ ⎢ ⎥⎜ ⎟⎝ ⎠⎝ ⎠ ⎝ ⎠ ⎣ ⎦∑   (B.5) 
 Next, the dipole potential difference can be calculated by differentiation of (B.5), as 
seen by 
 ( ) ( ) ( )00 0
1,3,5... 2 2
, 2, cos exp
2 2DP k Si
x y k x xk yx y x x
x k W W
πσ π
πε
∞
=
∂Φ −⎡ ⎤⎛ ⎞ ⎛ ⎞Ψ = − Δ = − − Δ⎜ ⎟ ⎜ ⎟ ⎢ ⎥∂ ⎝ ⎠⎝ ⎠ ⎣ ⎦∑  (B.6) 
 If we approximate the results to the lowest order term and consider the potential 
difference distribution for both cases x > x0 and x < x0, we finally obtain (3.18) in the text.       
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APPENDIX C 
DERIVATION OF ΔV1 AND ΔiD1 RELATION  
 Under short-circuit drain condition, the appearance of any noise voltage ΔV1 in Region I 
results in a drain current fluctuation ΔiD1. Applying the I-V relation given in (3.10), then 
       ( ) ( )( ) ( )11 1 1
/ '
1 1/ / 'D D C
d V V dx
I i f V V
E d V V dx
+ Δ+ Δ = + Δ + + Δ  (C.1) 
where the function f is defined by 
                         ( ) ( )EFF EFF OX GTf V W C V Vμ= −  (C.2) 
Taking the perturbation of f, one obtains 
                       ( ) ( ) ( )1 1df Vf V V V f VdV+ Δ = Δ +  (C.3) 
Substituting (C.3) into (C.1) and neglecting high order terms lead to the differential equation 
                         ( ) 11 1 DD
C
idi f V V V
dx E
⎡ ⎤ΔΔ = Δ −⎢ ⎥⎣ ⎦
 (C.4) 
The solution of (C.4) is (3.32) of the text, which satisfies the conditions ΔV1 = 0 at x = 0, and 
ΔV1 = 0 at x = L1 = LEFF.  The coefficient ζ  in (2.32) is employed to account for the fact that if 
L1 ≠ LEFF, then it is not necessary that ΔV1 = 0 at the end of Region I. At x = x0, from (3.32), 
the potential discontinuity is given by 
                           ( )( )11 1
/ C
D
L V E
V i
f V
ζ +Δ = − Δ  (C.5) 
Then, the coefficient ζ can be determined by substituting (3.14) into (C.5) and considering      
ΔiD1 = ΔVD1/RO under short-circuit conditions, as seen by 
                               ( )( )1/
O C
C C
R f V
M V E L
ζ = − +  (C.6) 
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APPENDIX D 
DERIVATION OF PG(λ) AND PC(η) 
From the integration of (2.38), we derive the quantity PG(λ) in (3.39). The result is 
 ( ) ( ) ( )7 5 4 3 27 5 4 3 2 1 01 02ln 2 1 2 1GP a a a a a a a aλ λ λ λ λ λ λ λ λ= + + + + + + − + −  (D.1) 
where the coefficients ai are given by 
 
( ) ( )( )
( )
( )( ) ( )( )
( ) ( )
( ) ( )
( ) ( )
( ) ( )
2
7 1
5 1 0 1
2
4 1
2 2
3 0 0 1 1
2
2 0 1 1
2 2
1 0 0 1 1
2 2
01 0 0 1 1
2
02 0 1
112
/ 80 8 24 / 4
256
3 12 24 9 768 3 16
16 13 16
64 16 30 221 16
64 16 28 195 16
128 4 13 4
a P
a P P P
a P
a P P P P
a P P P
a P P P P
a P P P P
a P P
δ
δ
δ δ
δ
δ
δ
δ
=
= − + +⎡ ⎤⎣ ⎦
=
= − + + +
⎡ ⎤= − +⎣ ⎦
⎡ ⎤= − +⎣ ⎦
⎡ ⎤= − +⎣ ⎦
= − −⎡ ⎤⎣ ⎦
 
From the integration of (2.47), we derive the quantity PC(η) in (3.48). The result is 
 ( ) ( ) ( )7 5 4 3 27 5 4 3 2 1 01 02ln 2 1 2 1CP a a a a a a b bη η η η η η η η η= + + + + + + − + −  (D.2) 
where the coefficients bi are given by 
 
( )( )
( ) ( )
( ) ( )
( ) ( )
5 1
3 0 1
2 1
1 0 1
01 0 1
02 0 1
20
3 12 / 48
32
16 4 15 4
8 2 7 4
32 4 13 4
b P
b P P
b P
b P P
b P P
b P P
δ
δ
δ
δ
δ
= −
= − +
= −
= −⎡ ⎤⎣ ⎦
= −⎡ ⎤⎣ ⎦
= − +⎡ ⎤⎣ ⎦
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